


Exercise 1

1.1) The equations of the flip-flop inputs.

$$\left\{ \begin{array}{l} J_0 = \bar{Q}_1 \\ K_0 = 1 \\ CK_0 = h \end{array} \right. ; \left\{ \begin{array}{l} J_1 = Q_0 \\ K_1 = 1 \\ CK_1 = h \end{array} \right. ; \left\{ \begin{array}{l} J_2 = 1 \\ K_2 = 1 \\ CK_2 = Q_1 \end{array} \right.$$

(0,25)      (0,25)      (0,25)

1.2 The corresponding chronogram



1.3 The sequence performed:

000 → 001 → 010 → 100 → 101 → 110

(1)

2) 2.1 Sequence:  $1 \rightarrow 5 \rightarrow 7 \rightarrow 2 \rightarrow 3 \rightarrow 1 \rightarrow \dots$   
 $000 \rightarrow 101 \rightarrow 111 \rightarrow 010 \rightarrow 011 \rightarrow 001 \rightarrow \dots$

Table of excitement:

$Q_2$	$Q_1$	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$	D	T	$J_0$	$K_0$
0	0	1	1	0	1	1	0	X	0
1	0	1	1	1	1	1	1	X	0
1	1	1	0	1	0	0	0	X	1
0	1	0	0	1	1	0	0	1	X
0	1	1	0	0	1	0	1	X	0

from the table we deduce that:

$$J_0 = Q_1$$

$K_0$	$Q_1$	$Q_0$	00	01	11	10
$Q_2$	0	X	0	0	X	
1	X	0	1	X		

$$K_0 = Q_2 Q_1$$

2.2) simplified equations with Karnaugh-map.


D.  $Q_1 Q_0$

$Q_2$	00	01	11	10
0	X	1	0	0
1	X	1	0	X

T.  $Q_1 Q_0$

$Q_2$	00	01	11	10
0	X	0	1	0
1	X	1	0	X

$$T = \bar{Q}_2 Q_1 Q_0 + Q_2 \bar{Q}_1$$



## Exercise 2:

Machine with: 32 bit address bus

32 bit data bus.

main memory 12 GB  $\left\{ \begin{array}{l} \text{RAM} = 8 \text{ GB} \\ \text{ROM} = 4 \text{ GB} \end{array} \right.$

Capacity on word / word = 4B.

$$\text{RAM} : \frac{8 \text{ GB}}{4 \text{ B}} = 2 \text{ G} \times 4 \text{ B}$$

$$\text{ROM} : \frac{4 \text{ GB}}{4 \text{ B}} = 1 \text{ G} \times 4 \text{ B}$$

~~How~~ Type of hardware in the store:

Blocks RAM<sub>i</sub>: 4 GB with word of 16 bit

$$\text{RAM}_i = \frac{4 \text{ GB}}{2 \text{ B}} = 2 \text{ G} \times 2 \text{ B}$$

Number of RAM<sub>i</sub> to be placed in series:

$$N = \frac{2 \text{ G} \times 4 \text{ B}}{2 \text{ G} \times 2 \text{ B}} = 2 \Rightarrow 2 \text{ RAM}_i = (\text{RAM}_1 + \text{RAM}_2)$$

(0,5)

Blocks ROM<sub>i</sub>: 2 GB with word of 32 bit

$$\text{ROM}_i = \frac{2 \text{ GB}}{4 \text{ B}} = 0,5 \text{ G} \times 4 \text{ B}$$

Number of ROM<sub>i</sub> to be placed in parallel:

$$N = \frac{1 \text{ G} \times 4 \text{ B}}{0,5 \text{ G} \times 4 \text{ B}} = 2 \Rightarrow 2 \text{ ROM}_i = (\text{ROM}_1 + \text{ROM}_2)$$

(0,5)

To address the RAM<sub>i</sub> of 2G, we need  $n$  address lines  
such  $2^n = 2 \text{ G} = 2 \cdot 2^{30} = 2^{31} \Rightarrow n = 31 \text{ lines}$  (0,25)

To address the ROM<sub>1</sub> or ROM<sub>2</sub> of 0,5G, we need  $n$  address lines  
such  $2^n = 0,5 \text{ G} = 2^{-1} \cdot 2^{30} = 2^{29} \Rightarrow n = 29 \text{ lines}$  (0,25)



2) connection diagram of these blocks and their address ranges.

Address ranges:

	A <sub>31</sub>	A <sub>30</sub>	A <sub>29</sub>	A <sub>28</sub>	...	A <sub>0</sub>
RAM1 + RAM2 2GB (0, 25)	0	0	0	0	...	0
	0	1	0	1	1	...
	0	0	0	0	0	...
ROM1 0.5GB (0, 25)	1	0	0	0	0	...
	1	0	0	1	0	...
	1	0	1	0	0	...
ROM2 0.5GB (0, 11)	1	0	1	1	...	...
	1	0	1	1	...	...
no used (0, 11)	1	1	0	0	...	...
	1	1	1	1	...	...

Address range of RAM1 + RAM2.

(0, 11) [00000000, 07FFFFFFF]

Address range of ROM1:

(0, 11) [80000000, 9FFFFFFF]

Address range of ROM2:

(0, 11) [A0000000, BFFFFFFF]


Chip Select:

$$CS_{RAM1} = CS_{RAM2} = \bar{A}_{31}$$

$$CS_{ROM1} = A_{31} \bar{A}_{30} \bar{A}_{29}$$

$$CS_{ROM2} = A_{31} \bar{A}_{30} A_{29}$$

# Connections



3) Yes this memory is expandable.

From the <sup>previous</sup> ~~range address~~ address range, It remains the following address range.

[00000000, FFFFFFFF]

So;

$$\begin{array}{r}
 \text{FFFFFFFF} \\
 - 00000000 \\
 \hline
 3FFFFFFF \\
 + 1 \\
 \hline
 40000000
 \end{array}$$

So,

$$(40000000)_{16} = 2^{30} = 16$$

expandable by

16x4B

### Exercise 3:

101 LOAD 0, IMM  $Acc \leftarrow 0$  ;  $Acc = 0$  XRI

102 STORE XRI  $(XRI) \leftarrow Acc = 0$  ;  $Acc = 0$  ;  $XRI = 0$  .

103 LOAD 300, XRI :  $Acc \leftarrow (300 + XRI) = (300) = A$  ;  $Acc = A$  ;  $XRI = 0$

104 HLL 400, IND :  $Acc \leftarrow Acc * ((400)) = Acc \leftarrow A * A$  ;  $XRI = 0$

105 STORE 303, XRI :  $(XRI + 303) \leftarrow (Acc)$  ;  $(303) \leftarrow A^2$

106 LOAD 1, IMM :  $Acc \leftarrow 1$  ;  $Acc = 1$  ;  $XRI = 0$  .

107 STORE, XRI  $XRI \leftarrow (Acc) = 1$  ;  $XRI = 1$  ,  $Acc = 1$  .

108 LOAD 301, D  $Acc \leftarrow (301) = B$  ;  $Acc = B$  ,  $XRI = 1$  .

109 HLL 301, D  $Acc \leftarrow Acc * (301) = B^2$   $XRI = 1$

110 ADD 302, XRI  $Acc \leftarrow Acc + (302 + XRI) = B^2 + A^2$

111 STORE 303, D  $(303) \leftarrow Acc = B^2 + A^2$

112 HLL 302, XRI  $Acc \leftarrow Acc * (302 + XRI) = (B^2 + A^2) * (303)$

113 STORE 303, D  $(303) \leftarrow Acc = (B^2 + A^2)^2 = (B^2 + A^2) * (B^2 + A^2)$

114 LOAD 5, IMM  $Acc \leftarrow 5$  ;  $Acc = 5$  .

115 ~~LOAD~~ STORE XRI  $XRI \leftarrow (Acc) = 5$  ;  $Acc = 5$  ,  $XRI = 5$  .

116 LOAD 297, XRI  $Acc \leftarrow ~~Acc~~ * (297 + 5) = (302) = C$  .

117 MUL 302, D  $Acc \leftarrow Acc * (302) = C * C = C^2$

118 STORE Y, D  $(Y) \leftarrow Acc = C^2$   $XRI = 5$  .

119 LOAD 298, XRI  $Acc \leftarrow (298 + 5) = (303) = (B^2 + A^2)^2$

120 DIV Y, D  $Acc \leftarrow Acc / (Y) = \frac{(B^2 + A^2)^2}{C^2}$

121 STORE 303, D  $(303) \leftarrow Acc = \frac{(B^2 + A^2)^2}{C^2}$

122 Write ~~afficher~~ display  $\frac{(B^2 + A^2)^2}{C^2}$



2) This program calculates the following equation:

$$\frac{(B^2 + A^2)^2}{C^2} \quad (0,5)$$

3) Execution phase of the instruction with  $CO = 104$ .

Phase 1: (Find the instruction to be processed)

Put the contents of the  $CO = 104$  in the MAR  $MAR \leftarrow 104$ .

Memory read command ( $R/W = 1$ )

Transfer MBR contents to the RI register  $RI \leftarrow MUL 400, EM$ .

Analysis and decoding.

Phase 2: (decoding and processing).

Transfer of operand address 400 to the MAR ( $MAR \leftarrow 400$ ).

Reading control ( $R/W = 1$ ).

Transfer of MBR contents to MAR  $MAR \leftarrow (MBR) = 300$ .

Reading control ( $R/W = 1$ ).

Transfer of MBR content to the ALU:  $MBR = A \rightarrow ALU$

Control of operation execution (Multiplication):  $Acc \leftarrow Acc \times A$   
 $Acc \leftarrow A^2$

Phase 3: (go to next instruction)

$CO \leftarrow CO + 1$